



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov



Bib Data Sheet

CONFIRMATION NO. 7292

| | | | | |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|
| SERIAL NUMBER 10/706,090 | FILING DATE 11/13/2003 RULE | CLASS 438 | GROUP ART UNIT 2891 | ATTORNEY DOCKET NO. 02887.0259 |
|-----------------------------|---------------------------------------|--------------|------------------------|--------------------------------------|

APPLICANTS

Junji Sugamoto, Kanagawa, JAPAN;
 Norihiko Tsuchiya, Tokyo, JAPAN;
 Yukihiro Ushiku, Kanagawa, JAPAN; Katsujiro Tanzawa, Kanagawa, JAPAN;

** CONTINUING DATA *****

** FOREIGN APPLICATIONS *****

JAPAN 2002-330683 11/14/2002
 JAPAN 2003-372019 10/31/2003

IF REQUIRED, FOREIGN FILING LICENSE GRANTED
 ** 02/06/2004

| | | | | |
|---|--|-------------------------|-----------------------|----------------------------|
| Foreign Priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no | STATE OR COUNTRY JAPAN | SHEETS DRAWING 10 | TOTAL CLAIMS 31 | INDEPENDENT CLAIMS 5 |
| 35 USC 119 (a-d) conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> Met after allowance | | | | |
| Verified and Acknowledged | Examiner's Signature <i>[Signature]</i> | Initials <i>GL</i> | | |

ADDRESS
 22852
 FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER
 LLP
 901 NEW YORK AVENUE, NW
 WASHINGTON, DC
 20001-4413

TITLE
 Semiconductor wafer treatment method, semiconductor wafer inspection method, semiconductor device development method and semiconductor wafer treatment apparatus

| |
|---|
| <input type="checkbox"/> All Fees |
| <input type="checkbox"/> 1.16 Fees (Filing) |